

Essentials Oak 14 Schematic

Haswell-ULT

2013-4-19
REV : X02

DY : None Installed
UMA: UMA only installed
OPS: DISCRTE OPTIMUS installed

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File

Cover Page

Size
A3

Document Number

OAK14 Haswell

Rev


X00

Date: Friday, April 19, 2013

Sheet 1 of 104

Project code: 91.44L01.001
PCB P/N : 12314
Revision: X00

Oak14 Block Diagram



CHARGER	
BQ24717	44
INPUTS	OUTPUTS
AD+	DCBATOUT
BT+	
SYSTEM DC/DC	
TPS51225	45
INPUTS	OUTPUTS
DCBATOUT	3D3V_AUX_S5 5V_AUX_S5 5V_S5 3D3V_S5
CPU Core Power	
ISL95813	46, 47
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE
DDR3L SUS	
TPS51216	49
INPUTS	OUTPUTS
DCBATOUT	1D35V_S3 0D65V_S0
CPU 1.05V	
RT8237	48
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0
CPU 1D5V_S0	
TLV70215	51
INPUTS	OUTPUTS
3D3V_S5	1D5V_S0
Switches	
36	83
INPUTS	OUTPUTS
1D35V_S3 5V_S5 3D3V_S5 VCCP_CPU 3D3V_S0	1D35V_S0 5V_S0 0D675V_S0 3D3V_S0 1D05V_VGA_S0 3D3V_VGA_S0 1D35V_VGA_S0
PCB LAYER	
L1:Top L2:GND L3:Signal L4:Signal	L5:VCC L6:Signal L7:GND L8:Bottom

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size	Document Number	Rev
A3	OAK14 Haswell	X00


Date: Thursday, January 10, 2013	Sheet 3 of 104
----------------------------------	----------------

SSID = CPU

24,42,44,46 H_PROCHOT# <<>>




Layout Note:

Impedance control:50 ohm




Layout Note:

Design Guideline:
SM_RCOMP keep routing length less than 500 mils.



Layout Note:
Place close to DIMM




<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			CPU (THERMAL/MISC/PM)	
Size	Document Number		Rev	
A4	OAK14 Haswell		X00	
Date: Friday, April 12, 2013		Sheet 4 of 104		

SSID = CPU



Title			
CPU (DDR)			
Size	Document Number	Rev	
A2	OAK14 Haswell	X00	
Date: Thursday, March 07, 2013		Sheet	5 of 104

SSID = CPU



PHYSICAL_DEBUG_ENABLED (DFX PRIVACY)	
CFG[3]	0 : ENABLED SET DFX ENABLED BIT IN DEBUG INTERFACE MSR 1 : DISABLED


DISPLAY PORT PRESENCE STRAP	
CFG[4]	0 : ENABLED AN EXTERNAL DISPLAY PORT DEVICE IS CONNECTED TO THE EMBEDDED DISPLAY PORT 1 : DISABLED NO PHYSICAL DISPLAY PORT ATTACHED TO EMBEDDED DISPLAY PORT

<Core Design>



Title			CPU (RESERVED)
Size	Document Number	Rev	
A3	OAK14 Haswell	X00	
Date:	Thursday, March 07, 2013	Sheet	6 of 104

SSID = CPU




1127 130R change to 110R
1203 110R change to 130R



1127 Change net name of R703.2
from VR_SVID_ALERT# to
H_CPU_SVIDALRT#

Layout Note:

1. Place close to CPU
2. VCC_SENSE/ VSS_SENSE impedance=50 ohm
3. Lwnth match<25mil





1127 modify
(follow EA40)



A00 4/8 R711 down size to 0603

1205 Add



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (VCC CORE)**
Size A3 Document Number: **OA14 Haswell** Rev: **X00**
Date: Monday, April 22, 2013 Sheet 7 of 104

SSID = CPU

HDMI

54 HDMI_DATA2#
54 HDMI_DATA2
54 HDMI_DATA1#
54 HDMI_DATA1
54 HDMI_DATA0#
54 HDMI_DATA0
54 HDMI_CLK#
54 HDMI_CLK

CPU1A
HSW_ULT_DDR3L
1 OF 19
HASWELL-6-GP

DDI1_TXN0
DDI1_TXP0
DDI1_TXN1
DDI1_TXP1
DDI1_TXP2
DDI1_TXN3
DDI1_TXP3
DDI2_TXN0
DDI2_TXP0
DDI2_TXN1
DDI2_TXP1
DDI2_TXN2
DDI2_TXP2
DDI2_TXN3
DDI2_TXP3

DDI
DDI2
DDI2

EDP_TXN0
EDP_TXP0
EDP_TXN1
EDP_TXP1
EDP_TXN2
EDP_TXP2
EDP_TXN3
EDP_TXP3
EDP_AUXN
EDP_AUXP
EDP_RCOMP
EDP_DISP_UTIL

EDP
EDP
EDP

EDP_TX0_DN 53
EDP_TX0_DP 53
EDP_TX1_DN 53
EDP_TX1_DP 53
EDP_AUX_DN 53
EDP_AUX_DP 53
EDP_COMP
EDP_BRIGHTNESS

+VCCIOA_OUT
R801
24D9R2F-L-GP
GP

Design Guideline:
EDP_COMP keep routing length max 100 mils.
Trace Width:20 mils.

TP801


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

DELL


Size A3
Document Number
Date: Thursday, March 07, 2013

CPU (DDI/EDP)
OAK14 Haswell

Rev X00
Sheet 8 of 104




SSID = CPU





- Layout Note:**
- 1. Place close to CPU
 - 2. VCC_SENSE/ VSS_SENSE impedance=50 ohm
 - 3. Lwngth match<25mil

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU (VSS)			
Size A4	Document Number OAK14 Haswell		Rev X00
Date: Thursday, March 07, 2013		Sheet 9 of	104

SSID = CPU





<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

OAK14 Haswell



Rev

X00


Date: Friday, April 12, 2013

Sheet 11 of 104



SSID = MEMORY



Note:
SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30



Layout Note:
Place these Caps near SO-DIMMA.




<Core Design>




Title			DDR3-SODIMM1		
Size A2	Document Number	Rev			
	OAK14 Haswell				X00
Date:	Thursday, April 18, 2013	Sheet	12	of	104

SSID = MEMORY



Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34


Layout Note:
Place Close SO-DIMMA.




<Core Design>



Title			
DDR3-SODIMM2			
A2	Document Number		Rev
	OAK14 Haswell		X00
Date:	Friday, April 12, 2013	Sheet 13 of	104



<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

OAK14 Haswell


Date: Thursday, January 10, 2013

Sheet 14 of 104

M3

Rev

X00

<div style="display: flex; align-items: center;">  <div> Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. </div> </div>	
Title	
<i>PCH (EDP/GPIO/DDI)</i>	
Size A3	Document Number <div style="text-align: center; font-weight: bold;">OAK14 Haswell</div>
Date: Thursday, March 07, 2013	Sheet 15 of 104 Rev X00


SSID = PCH

PCIE Table

Port	Device	Share BUS
1	TBD	USB3.0_3
2	TBD	USB3.0_4
3	WLAN	
4	LAN	
5(4lane)	GPU	
6(4lane)	TBD	SATA0-3

USB 2.0 Table

Pair	Device
0	USB3.0 port1
1	USB3.0 Port2
2	USB2.0 Port3
3	TBD
4	CAMERA
5	WLAN
6	Touch Panel
7	Card Reader



Layout Note:

1. PCIe_RCOMP/ PCIe_IREF trace width=12~15mil
2. Isolation Spacing: 12mil
3. Total trace length<500mil

- **Layout Note:**

1. USB_COMP using 50 ohm single-ended impedance
2. Isolation Spacing :15mil
3. Total trace length<500mil



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (PCIE/USB)

Size
A3

Document Number


OAK14 Haswell

Rev	X00
-----	-----





Date: Thursday, March 07, 2013

Sheet 16 of 104

SSID = PCH








96 XDP_DBRESET#
24,96 SYS_PWROK
24,26,36 PCH_PWROK



EMI 12/20


PCH strap pin:

On Die DSW VR Enable	
DSWODVREN	Low = Disable * High = Enable (default)




<Core Design>

SSID = CPU



www.vinafix.vn

SSID = CPU



Layout Note:

1. Referenced "continuous" VSS plane only.
2. Avoid routing next to clock pins or noisy signals.
3. Trace width: 12~15mil
4. Isolation Spacing: 12mil
5. Max length: 500mil

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


PCH (GPIO/CPU)

OAK14 Haswell



Rev X00

Date: Wednesday, April 17, 2013 Sheet 20 of 104

SSID = CPU



SSID = PCH



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

SizeA4



Document Number

OAK14 Haswell


RevX00

Date: Thursday, January 10, 2013Sheet 22 of 104

SSID = PCH




SPI Flash ROM(8M) for PCH




Source	QUAD/DUAL fast read	DUAL fast read
72.25Q64.K01	0	0
72.25Q64.F01	0	0
72.25Q64.D01	0	0

Single SPI shared flash connection (SPI Quad I/O mode)



Refer to "NCPE985x/ NPCE995x board design reference guide"

SSID = RBATT



<Core Design>

DELL

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Flash/RTC

Size
A3

Document Number	
-----------------	--


OAK14 Haswell

Rev	X00
-----	------------


Date: Thursday, April 25, 2013

Sheet 25 of 104

SSID = Thermal



TEMPERATURE (°C)		T_CRIT#				
		2KΩ	7.5KΩ	10.5KΩ	14KΩ	18.7KΩ
ALERT#	2KΩ	77	87	97	107	117
	7.5KΩ	79	89	99	109	119
	10.5KΩ	81	91	101	111	121
	14KΩ	83	93	103	113	123
	18.7KΩ	85	95	105	115	125



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved




Size	Document Number	Rev
A3	OAK14 Haswell	X00

Date: Thursday, January 10, 2013	Sheet 28 of 104
----------------------------------	-----------------

SSID = AUDIO




CONN Pin	Net name
Pin1	SPK_R+
Pin2	SPK_R-
Pin3	SPK_L+
Pin4	SPK_L-







LAN CHIP




10/100 Need Only need C3021, C3022, C3023, C3024 in Pin3, 8, 22, 30








40 mils



251mA



X01 3/7 Change value from test report



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **LOM**

Size: A3 Document Number: **OAK14 Haswell** Rev: **X00**





Date: Wednesday, April 17, 2013 Sheet 30 of 104

SSID = LOM

10/100 LAN Transformer



RJ45 CONN





<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			XFOM&RJ45		
Size	Document Number	Rev			
A3	OAK14 Haswell	X00			
Date:	Monday, April 15, 2013	Sheet	31	of	104

1121 remove Switch(No support D3 cold)



A00 4/10 Add TR3201


Pin name	Net name
SD_DAT1	SD_MMC_DAT1
SP1	SD_WP/MS_DATA1
SP2	SD_MMC_DATA0/MS_DATA5
SP3	MMC_DATA7/MS_DATA4
SP4	MMC_DATA6/MS_DATA0
SP5	SD_MMC_CLK/MS_DATA2
SP6	MMC_DATA5/MS_DATA6
SP7	SD_MMC Command/MS_DATA3
SP8	MMC_DATA4/MS_DATA7
SP9	SD_MMC_DATA3/MS_CLK
SP10	SD_MMC_DATA2/MS_BS




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title Card Reader-RTS5176	
Size A4	Document Number OAK14 Haswell		Rev X00
Date: Wednesday, April 17, 2013		Sheet 32 of 104	


SSID = SDIO



SD/MS/MMC Card Connector



For EMI Reserved



Layout Note:
please close U3201

1203 modify 10P change to 4.7P




<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			SD/XD/MS/MMC Card CONN	
Size	Document Number	Rev		
A3	OAK14 Haswell	X00		
Date:	Tuesday, April 16, 2013	Sheet	33	of 104

SSID = USB

USB3.0 Port1





USB3.0 Port2




<Core Design>



Title			USB 3.0	
Size	Document Number			Rev
A3	OAK14 Haswell			X00
Date:	Friday, April 12, 2013	Sheet	34	of 104




USB3.0 Port1



USB3.0 Port2

Right USB Power x1



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
USB Power SW		
Size	Document Number	Rev
	OAK14 Haswell	X00
Date:	Monday, April 15, 2013	Sheet 35 of 104

SSID = Reset.Suspend

Power Good

ROSA Run Power



<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Power Plane Enable

Size

Document Number

Rev

OAK14 Haswell


X00

Date: Wednesday, April 17, 2013


Sheet 36 of 104


Layout Note:

Place Close SO-DIMM



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title S3 Reduction Circuit			
Size A4	Document Number OAK14 Haswell		Rev X00
Date: Wednesday, April 17, 2013		Sheet 37 of 104	



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DSW

Size
A4

Document Number

OAK14 Haswell

Rev
X00

Date: Wednesday, April 17, 2013

Sheet 38 of 104

SSID = CPU


<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			CPU (POWER1)		Rev
Size	Document Number		OAK14 Haswell		X00
Custom					
Date:	Thursday, January 10, 2013		Sheet	39	of 104

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	OAK14 Haswell		X00
Date: Thursday, January 10, 2013		Sheet 40 of	104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


Size	Document Number	Rev
A3	OAK14 Haswell	X00

Date: Thursday, January 10, 2013	Sheet 41 of 104
----------------------------------	-----------------

SSID = PWR.Support

Layout Note:
PSID Layout width > 25mil



60ohm@100MHz
DCR=0.02 ohm
Max current = 6000mA




DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.

Title		
DCIN		
Size	Document Number	Rev
A3	OAK14 Haswell	X00
Date:	Thursday, April 25, 2013	Sheet 42 of 104

SSID = PWR.Support



Placement: Close to Batt Connector



75.03101.07D

2nd = 83.00099.K11

3rd = 83.00099.M11

75.03101.07D

2nd = 83.00099.K11

3rd = 83.00099.M11

75.03101.07D

2nd = 83.00099.K11

3rd = 83.00099.M11

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BATT CONN

Size

A4

Document Number

OAK14 Haswell


Rev

X00

Date: Thursday, March 07, 2013


Sheet 43 of 104

SSID = Charger



ADAPTER TYPE	AD_IA_HW	AD_IA_HW_2	SETTING
90W	L	L	1.099V
65W	H	L	0.862329V
45W	L	H	0.659648V

SSID = PWR.Plane.Regulator_5v3p3v




TPS51225 & TPS51285 Co-lay

	TPS51225	TPS51285
PR4510	45.3KK	9.09K
PR4511	110K	22.1K

I/P cap: CHIP CAP C 10U 25V K0805 X5R/ 78.10622.51L
Inductor: CHIP CHOK 2.2U PCMC063T-2R2MN 18mohm/20mohm Isat =14Arms 68.2R210.20B
O/P cap:CHIP CAP POL 220U 6.3V M 6.3*4.5 /Matsuki/ 17mOhm / 77.52271.09L
H/S:SIS412 / 24mOhm/30mOhm@4.5Vgs / 84.00412.037
L/S:SIS780 / 14.5mOhm/17.5mOhm@4.5Vgs / 84.00780.037

<Core Design>

SSID = CPU.Regulator



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TPS51622_CPUCORE(1/2)Size
A3

Document Number


OAK14 Haswell

Rev	X00
-----	-----

Date: Thursday, April 18, 2013



Sheet	46	of	104
-------	----	----	-----

SSID = PWR.Plane.Regulator_1p05v



I/P cap: CHIP CAP C 10U 25V K0805 X5R/ 78.10622.51L
Inductor: CHIP CHOKE 2.2U PCMC063T-2R2MN 18~20mohm Isat =14Arms 68.2R210.20B
O/P cap: CHIP CAP POL 330U 2.5V M 6.3*4.5 2.3Arms Matsuti/77.53371.18L
H/S:SIS412DN-T1-GE3 / 24mOhm/30mOhm@4.5Vgs / 84.00412.037
L/S:SIS780DN-T1-GE3 / 14.5mOhm/17.5mOhm@4.5Vgs / 84.00780.037

$$V_{out} = 0.704V * (R1 + R2) / R2$$



State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off(Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

MODE		
PR4608	Frequency	Discharge Mode
200k ohm	400kHz	Tracking Discharge
100k ohm	300kHz	
68k ohm	300kHz	Non-tracking Discharge
47k ohm	400kHz	

I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
Inductor: CHIP IND 0.1UH M PCMC063T-R10MN 1.5-1.7mohm Isat =60Arms 68.R1010.10T
O/P cap: CHIP CAP POL 330U 2.5V M 6.3*4.5 2.3Arms Matsuti/77.53371.18L
H/S MOS: FET MOS SIS412DN-T1-GE3 NC 8P / 84.00412.037 / Rds(on)=24-30mohm @Vgs=4.5V
L/S MOS: FET MOS SIS780DN-T1-GE3 NC POWERPAK 121 / 84.00780.037 / Rds(on)=14.5-17.5mohm @Vgs=4.5V



<Core Design>




Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
Reserved			
Size	Document Number		Rev
A3	OAK14 Haswell		X00
Date:	Thursday, January 10, 2013	Sheet 50 of 104	1

SSID = PWR.Plane.Regulator_1p5v

TLV70215 for 1D5V_S0



SY8208D for 1D35V_VGA_S0(1D5V)




$$\begin{aligned} V_o &= 0.6 \times (1 + R1/R2) \\ &= 0.6 \times (1 + 150/100) \\ &= 1.5V \end{aligned}$$




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			RT9198 1D5V/SY8208D 1D5V(VGA)
Size	Document Number	Rev	X00
A3	OAK14 Haswell		
Date:	Friday, April 19, 2013	Sheet	51 of 104



SSID = VIDEO



HDMI CONN




<Core Design>

DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title HDMI Level Shifter/Connector			
Size A3	Document Number	Rev X00	
Date: Friday, April 19, 2013		Sheet 54 of 104	

SSID = User.Interface

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title



ITP/Fan Connector

Size	Document Number	Rev
A3	OAK14 Haswell	X00

Date: Thursday, January 10, 2013	Sheet 55 of 104
----------------------------------	-----------------




SSID = SATA

SATA HDD Connector




ODD Connector

X02 4/9 Change connector



SATA Zero Power ODD



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

HDD/ODD			
Size A3	Document Number OAK14 Haswell	Rev X00	
Date: Thursday, April 18, 2013	Sheet 56	of 104	

SSID = ESATA

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ESATA


Size	Document Number	Rev
A3	OAK14 Haswell	X00

Date: Thursday, January 10, 2013

Sheet 57 of 104

SSID = Wireless

Mini Card Connector(802.11a/b/g)



<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

MINICARD(WLAN)/TP CONN

Size
A4

Document Number

OAK14 Haswell

Rev


X00

Date: Thursday, April 18, 2013

Sheet 58 of 104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
OAK14 Haswell

Date: Thursday, January 10, 2013

Rev
X00

Sheet 59 of 104

SSID = PCH

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A4

Document Number

Rev

OAK14 Haswell


X00

Date: Thursday, January 10, 2013


Sheet 60 of 104

SSID = User.Interface


FRONT POWER LED
Low actived from KBC GPIO




Wireless LED
Low actived from KBC GPIO




SATA HDD LED(White)
Low actived from PCH GPIO




Power button



Battery LED1 (AMBER_LED)
Low actived from KBC GPIO




Battery LED2 (WHITE_LED)
Low actived from KBC GPIO




SSID = KBC

Internal Keyboard Connector




CAP LED Control LOW acted from KBC GPIO



SSID = Touch.Pad

Touch Pad Connector



Refer "PN 510-002792-01 Rev 2"
module spec

Pin number	Pin name
1	VDD
2	PS2_CLK
3	PS2_DATA
4	GND
5	SMBUS_CLK
6	SMBUS_DATA




<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Rev
Key Board/Touch Pad			
Size	Document Number	Rev	
A3	OAK14 Haswell	X00	
Date:	Wednesday, April 17, 2013	Sheet	62 of 104


SSID = User.Interface




SSID = User.Interface




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Hall Sensor			
Size A4	Document Number OAK14 Haswell		Rev X00
Date: Thursday, March 07, 2013		Sheet 64 of 104	

SSID = DEBUG PORT



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Dubug connector			
Size A4	Document Number OAK14 Haswell		Rev X00
Date: Monday, April 08, 2013		Sheet 65 of	104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	OAK14 Haswell	X00

Date: Thursday, January 10, 2013	Sheet 66 of 104
----------------------------------	-----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
OAK14 Haswell

Rev
X00

Date: Thursday, January 10, 2013

Sheet 67 of 104

1

(Blanking)

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


RESERVED

Size A3	Document Number OAK14 Haswell	Rev X00
------------	---	-------------------

Date: Thursday, January 10, 2013	Sheet 68 of 104
----------------------------------	-----------------



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB3.0 PORT			
Size	Document Number		Rev
A3	OAK14 Haswell		X00
Date:	Thursday, January 10, 2013		Sheet 69 of 104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	OAK14 Haswell	X00

Date:	Thursday, January 10, 2013	Sheet	70	of	104
-------	----------------------------	-------	----	----	-----

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	OAK14 Haswell	X00

Date: Thursday, January 10, 2013	Sheet 71 of 104
----------------------------------	-----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved

Size	Document Number	Rev
A3	OAK14 Haswell	X00

Date: Thursday, January 10, 2013	Sheet 72 of 104
----------------------------------	-----------------

GPU1G		7 OF 14	
414 IFPAB		GF118GK208	
GF118GK208	GF117	NC	IFP8_TXC4 IFP8_TXC
IFPAB_RSET	NC	NC	IFP8_TXD0F IFP8_TXD0
IFPAB_PLLVDD	NC	NC	IFP8_TXD1F IFP8_TXD1
IFPAB_PLLVDD	NC	NC	IFP8_TXD2F IFP8_TXD2
		NC	IFP8_TXD3F IFP8_TXD3
		NC	IFP8_TXC4 IFP8_TXC
GF118GK208	GF117	NC	IFP8_TXD4F IFP8_TXD4
IFPAB_IQVDD	NC	NC	IFP8_TXD5F IFP8_TXD5
IFPAB_IQVDD	NC	NC	IFP8_TXD6F IFP8_TXD6
		NC	IFP8_TXD7F IFP8_TXD7
IFPAB		NC	GPIO14



8 OF 14

IFCP

GF117		GF118K028	
		DVDDDM	DP
NC	NC	ICW_SDA	IFPC_AUX_ICW_SDA#
NC	NC	ICW_SCL	IFPC_AUX_ICW_SCL
NC	NC	TXC	IFPC_I,3#
NC	NC	TXC	IFPC_I,3
NC	NC	TXD0	IFPC_I,2#
NC	NC	TXD0	IFPC_I,2
NC	NC	TXD1	IFPC_I,1#
NC	NC	TXD1	IFPC_I,1
NC	NC	TXD2	IFPC_I,0#
NC	NC	TXD2	IFPC_I,0
NC	NC		GPIO15

N14M-GE-S-A2-GP

71.0N14M.B0U

OPS

IFPD_PLLVDD M7 N7


IFPD_IQVDD P5


RN7404 SRN10KJ-5-GP

1.4V

10KJ-5-GP

IFCP








Table 112. G82-64 and G84-128 PLL Power Rail Filter - PLL_VDD

GPU Package Type	PLL Rail	Capacitor Type	Footprint	Population	Location	
G82-64 and G84-128	PLL_VDD	100 nF	X7R	0402	1	Under GPU
		22 μ F	X7R	0805	1	Near GPU
Bead Type						
30 Ω (ESR=0.010 for H14E-GE, 0.05 for all others)			0402		1	Near GPU

Table 113. G82-64, G84-128, G82-192 and G83-256 PLL Power Rail Filter - SP_PLLVDD and VID_PLLVDD Combined

GPU Package Type	PLL Rails	Capacitor Type	Footprint	Population	Location	
G82-64, G84-128 and G83-256	SP_PLLVDD and VID_PLLVDD combined	100 nF	X7R	0402	2	Under GPU
		4.7 uF	X5R	0402	1	Near GPU
		22 uF	X5R	0805	1	Near GPU
Bead Type						
180 Ω (ESR=0.2)			0603	1	Near GPU	







Table 110. Device Specific Strap Mode Selection

Strap Mode	Strap Mode Selection
Multi Strap Mode	No Connect
Multi Strap Mode	No Connect
Multi Strap Mode	No Connect
Strap Mode Selection	Multi-Local



N14M-GE, N14P-GV2 Strapping




Table 1. N14M-GE/GL DDR3 Recommended Memories 128Mx16 Configuration

Configuration	Vendor	Strap	FBVDD/ FBVDDQ	Manufacturer Part Number	Max Speed CK (MHz)	Memory Date Code Minimum	Status
128Mx16 DDR3	Micron	0x1	1.5 V / 1.5 V	MT41J128M16JT-0935-K	1000	1234	Production ready
	Samsung	0x5	1.5 V / 1.5 V	K4W2G1644E-BC1A-1076-K	900	1150	Production ready
	Hynix	0x6	1.5 V / 1.5 V	H5TQ2G61D8R-110C	1000	H/A	Production ready
				H5TQ2G61D8R-11C	900	H/A	Production ready
		0xC	1.5 V / 1.5 V	H5TQ2G63FR-11C	1000	H/A	Post production candidate

Table 5. N14M-GE/LP and N14P-GV2 DDR3 Recommended Memories 256Mx16 Configuration

Configuration	Vendor	Strap	FBVDD/ FBVDDQ	Manufacturer Part Number	Max Speed CK (MHz)	Memory Date Code Minimum	Status
256Mx16 DDR3	Samsung	0x3	1.5 V / 1.5 V	K4W3G1644E-BC11	900	H/A	Production ready
	Micron	0x1	1.5 V / 1.5 V	MT41K256M16HA-1076-E	900	H/A	Production ready
	Hynix	0x2	1.5 V / 1.5 V	H5TC4G63AFR-11C	900	H/A	Production ready

Table 121. Resistance Mapping to Hex Values

Resistor Values	Pull-up to VDD33	Pull-down to GND
4.99 k	1000	0000
10.0 k	1001	0001
15.0 k	1010	0010
20.0 k	1011	0011
24.9 k	1100	0100
30.1 k	1101	0101
34.8 k	1110	0110
45.3 k	1111	0111


Table 122. Binary Strap Mode Mapping

Strap Pin Name	Strap Mapping	Resistance	Polarity
ROM_SCLK	SMB_ALERT_ADDR	10k Ω	Pull-down to GND
ROM_SI	SMB_VIDENOR	10k Ω	Pull-up to VDD33 if VDD33 is not present, Pull-down to GND if VDD33 is present
ROM_SO	VGA_DEVICE	10k Ω	Pull-down to GND (not @ 125MHz)
STRAP0	RAM_CFG[0]	10k Ω	See Note below
STRAP1	RAM_CFG[1]	10k Ω	See Note below
STRAP2	RAM_CFG[2]	10k Ω	See Note below
STRAP3	RAM_CFG[3]	10k Ω	See Note below
STRAP4	PCIEX_MAX_SPEED	10k Ω	Pull-down to GND


	N14M-LP	N14M-GS	N14P-GV	N14P-GV2
Chip Part #	GK208-640 (Small package)	GK208-630 (Small package)	GK208-650 (Small package)	GK208-632 (Small package)
	GK208-740 (Big package)	GK208-730 (Big package)	GK208-750 (Big package)	GK208-732 (Big package)
Device ID	0x1291	0x1290	0x1294	0x1292

Strap Pin Name	Strap Mapping	Resistance	Polarity
ROM_SCLK	SMB_ALERT_ADDR	10k Ω	Pull-down to GND
ROM_SI	SMB_VIDENOR	10k Ω	Pull-up to VDD33 if VDD33 is not present, Pull-down to GND if VDD33 is present
ROM_SO	VGA_DEVICE	10k Ω	Pull-down to GND (not @ 125MHz)
STRAP0	RAM_CFG[0]	10k Ω	See Note below
STRAP1	RAM_CFG[1]	10k Ω	See Note below
STRAP2	RAM_CFG[2]	10k Ω	See Note below
STRAP3	RAM_CFG[3]	10k Ω	See Note below
STRAP4	PCIEX_MAX_SPEED	10k Ω	Pull-down to GND

Under GPU




Near GPU



VGA_CORE

GPU1E 5 OF 14




N14M-GE-S-A2-GP

71.0N14M.B0U

OPS

GPU1F 6 OF 14




N14M-GE-S-A2-GP

71.0N14M.B0U


OPS

3.3V +/- 5%
85mA



3D3V_VGA_S0

GPU1C 3 OF 14




N14M-GE-S-A2-GP

71.0N14M.B0U


OPS

<Core Design>

DELL		Wistron Corporation	
21F, 8B, Sec 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title		GPU_DPPWR/GND(5/5)	
Size	Document Number	Rev	X00
Custom	OAK14 Haswell		
Date: Friday, April 19, 2013	Sheet	77	of 104




Frame Buffer Partition A-Lower Half




FBVREF Termination

Type	FBVREF%	Voltage	GPU_GPIO10
Un-termination	50%	0.749V	High
Termination	70%	1.0617V	Low


20110613




FBCLK Termination place on VRAM side




Place close VRAM1 VDD ball




Place close VRAM2 VDD ball



Place close VRAM1VDDQ ball



Place close VRAM1VDDQ ball









<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU-VRAM1,2 (1/4)**


Size: A3 Document Number: **OAK14 Haswell** Rev: **X00**


Date: Wednesday, April 17, 2013 Sheet: 78 of 104






<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
GPU-VRAM5,6 (3/4)					
Size	Document Number				Rev
A3	OAK14 Haswell				X00
Date:	Thursday, January 10, 2013			Sheet	80 of 104





<Core Design>


			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
GPU-VRAM7,8 (4/4)					
Size	Document Number				Rev
A3	OAK14 Haswell				X00
Date:	Thursday, January 10, 2013		Sheet	81	of 104





NTC close Phase1 MOSFET




Phase1



I/P caps: 100 25V X805 X56/ 78.10622.511
MOS: Q1: 1d=10A, Rds(on)=9.8-13.2 mohm ; Q2: 1d=17A, Rds(on)=3.6-5.2mohm 84.03669.037
Inductors: CHIP CHOKER 0.22uH PCB060637-R22M8 2.5-3mohm Isat =34Arms 68.R2210.20C
O/P caps: CHIP CAP POL 3300 2.5V H 6.3*4.5 2.3Arms Matsuti/77.53371.18L



Phase2



I/P caps: 100 25V X805 X56/ 78.10622.511
MOS: Q1: 1d=10A, Rds(on)=9.8-13.2 mohm ; Q2: 1d=17A, Rds(on)=3.6-5.2mohm 84.03669.037
Inductors: CHIP CHOKER 0.22uH PCB060637-R22M8 2.5-3mohm Isat =34Arms 68.R2210.20C
O/P caps: CHIP CAP POL 3300 2.5V H 6.3*4.5 2.3Arms Matsuti/77.53371.18L

2012-12-06 (Power team modify)
PR8228 and PR8227 change to
100R154.10005.0001 5V154 Suggest

EDC=45A
EDP=72A

TYPE	config	TDC	SDP	OCF	R1/PR8207	R2/PR8211	R3/PR8204	R4/PR8203	R5/PR8201	C/PC8219
N14M-GE	C	35A	41A		39kohm	30kohm	3kohm	24kohm	3kohm	1.8nF
N14P-GV2	B	32A	55A		20kohm	20kohm	2kohm	18kohm	0ohm	2.7nF
N14P-GT	B	45A	75A		20kohm	20kohm	2kohm	18kohm	0ohm	2.7nF


Table 1. PWM-VID Spec and Component Values

PWM-VID Spec	Config A	Config B	Config C
Vmin	V	0.6	0.65
Vmax	V	1.2	1.15
Vboot	V	0.875	0.9
Voltage Step-Vstep	mV	6.25	6.25
Number of Voltage Levels N	level	96	96
PWM Frequency F _{min}	Hz	1.125	1.125
Pulse Minimum Pulse Width T _{min}	ns	9.26	9.26
VID Transient Time T	us	<100	<100
Component Value			
R1 (1%)	KΩ	20	30
R2 (1%)	KΩ	20	30
R3 (1%)	KΩ	1.5	3
R4 (1%)	KΩ	30	18
R5 (1%)	KΩ	1.5	0
C	nF	1.5	2.7


<Core Design>

3D3V_VGA_S0
1D05V_VGA_S0

3D3V_VGA_S0 should ramp-up before VGA_Core
VGA_Core should ramp-up before 1D5V_VGA_S0
1D35V_VGA_S0 should ramp-up before 1D05V_VGA_S0




1D35V_VGA_S0




C'Tx (pF)	Rise Time (µs) 10% - 90%, COUT = 0.1µF @ VIN; VOUT = 0 ohm load							
	Typical values @ 25°C, 25V X7R 10% ceramic cap							
	5V	3.3V	1.8V	1.5V	1.2V	1.05V	1V	0.8V
0	107	72	46	41	36	34	33	29
220	425	276	146	122	103	91	88	74
270	489	316	172	139	121	107	104	84
470	774	487	272	224	181	159	154	123
680	1108	708	375	317	242	221	213	168
1000	1561	1007	546	441	364	314	299	234
2200	3600	2289	1240	1019	817	681	665	539
4700	7757	5092	2674	2203	1808	1592	1516	1177
10000	15700	10310	5601	4659	3674	3401	3197	2562

Table 1. Rise time vs. CTx value




<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size	Document Number		Rev
A3	<i>OAK14 Haswell</i>		<i>X00</i>
Date:	Thursday, January 10, 2013		Sheet 84 of 104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved


Size	Document Number	Rev
A3	OAK14 Haswell	X00

Date:	Thursday, January 10, 2013	Sheet	85	of	104
-------	----------------------------	-------	----	----	-----

SSID = Mechanical



SSID = EMI



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size	Document Number	Rev
A3	OAK14 Haswell	X00

Date:	Thursday, January 10, 2013	Sheet	87	of	104
-------	----------------------------	-------	----	----	-----


(Blanking)

<Core Design>

		Wistron Corporation	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsiehlin, Taipai Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A3	Document Number OAK14 Haswell		Rev X00
Date:	Thursday, January 10, 2013		Sheet 88 of 104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

OAK14 Haswell

Date:

Thursday, January 10, 2013

Rev

X00

Sheet

89

of

104

Reserved

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Free Fall Sensor

Size
A3

Document Number
OAK14 Haswell

Date: Thursday, January 10, 2013

Rev
X00

Sheet 90 of 104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
OAK14 Haswell

Date: Thursday, January 10, 2013

Rev
X00

Sheet 91 of 104

Reserved

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

OAK14 Haswell


Date: Thursday, January 10, 2013

Sheet 92 of 104

Rev

X00

Reserved



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Express Card	
Size	Document Number			Rev
A3	OAK14 Haswell			X00
Date: Thursday, January 10, 2013		Sheet	93	of 104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

OAK14 Haswell

Rev

X00


Date: Thursday, January 10, 2013

Sheet 94 of 104

LVDS Switch

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT Switch

Size

A3

Document Number

OAK14 Haswell

Rev


X00

Date: Thursday, January 10, 2013


Sheet 95 of 104

SSID = XDP

CPU XDP



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TOUCH PANEL

Size

A4

Document Number

OAK14 Haswell

Rev

X00

Date

Thursday, March 07, 2013

Sheet


96

of


1

104

Shark Bay Platform Power Sequence




N14P-GT Power-Up/Down Sequence






(DC mode)

Red Words: Controlled by EC GPIO




Wistron SHARK BAY POWER UP SEQUENCE DIAGRAM







PCH SMBus Block Diagram




KBC SMBus Block Diagram



OAK Haswell CLK Block Diagram




Audio Block Diagram



[illegible]

VERSION	DATA	PAGE	Change Item
---------	------	------	-------------

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Change History		
Size A3	Document Number OAK14 Haswell	Rev X00
Date: Thursday, January 10, 2013	Sheet 104 of	104